NXP Semiconductors /LPC408x_7x /ADC /DR[4]

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DR[4]

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RESERVED 0RESULT0RESERVED0 (OVERRUN)OVERRUN 0 (DONE)DONE

Description

A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0.

Fields

RESERVED

Reserved. Read value is undefined, only zero should be written.

RESULT

When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP.

RESERVED

Reserved. Read value is undefined, only zero should be written.

OVERRUN

This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register.

DONE

This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read.

Links

()